Previously Senior Technologist for SoC Design at SanDisk and Western Digital, delivering large-scale production chips at 28nm, 16nm, 7nm and 5nm. He previously held ASIC lead and chip lead roles, taking silicon designs from architecture through to volume production.