Previously Chief Product Architect at Napatech, where he led the architecture and development of high-performance SmartNIC and DPU platforms, integrating hardware, FPGA and software. Prior to that, he held senior engineering positions at various companies, including Broadcom and Infineon.